# Electronics and Instrumentation <br> ENGR-4220 Spring 1999 

## Digital-to-Analog Converters

If we have a system in which data is processed digitally, we usually need some kind of digital-to-analog converter (DAC) to transform the information we need into analog form. For example, music is stored digitally on a compact disk, but we need to listen to it in analog form. The circuit below is an example of a very simple DAC.


The input to this circuit is a 3-bit binary number which we can write as $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$. For this circuit, we are assuming that the digital devices are TTL so that each of the variables will take on values of 0 volts or 5 volts when the signals are low and high, respectively. For example, the number 4 written in binary form is 100 so that the respective voltages will be 500 . In the circuit above, V 7 is $\mathrm{A}_{2}, \mathrm{~V} 6$ is $\mathrm{A}_{1}$, and V 5 is $\mathrm{A}_{0}$. Assume for the moment that V7 and V6 are at 0 volt while V5 is at 5 volts. This is supposed to represent the decimal number 1. The output voltage (across resistor R3) is given by the product of the gains of the two stages of amplification seen by V5.

$$
\mathrm{V}_{\text {out }}=\mathrm{V} 5 *(-\mathrm{R} 2 / \mathrm{R} 1) *(-\mathrm{R} 6 / \mathrm{R} 3)=5 *(-40 \mathrm{k} / 50 \mathrm{k}) *(-10 \mathrm{k} / 40 \mathrm{k})=1 \mathrm{volt}
$$

Thus, it works as it is supposed to. In general,

$$
\begin{aligned}
\mathrm{V}_{\text {out }} & =(\mathrm{V} 5 / \mathrm{R} 3+\mathrm{V} 6 / \mathrm{R} 4+\mathrm{V} 7 / \mathrm{R} 5) *(\mathrm{R} 2 / \mathrm{R} 1) * \mathrm{R} 6=\mathrm{V} 5 / 5+\mathrm{V} 6 / 2.5+\mathrm{V} 7 / 1.25 \\
& =\left(4 \mathrm{~A}_{2}+2 \mathrm{~A}_{1}+\mathrm{A}_{0}\right) / 5
\end{aligned}
$$

for TTL voltages. To test out this circuit, the three voltage sources are specified to cycle on and off with different periods, resulting in the plots below. The pulses have been specified to cycle through the numbers 73516240 . Notice that this circuit works the way it should since these are indeed the voltages seen during the flat tops of the pulses on the bottom trace. The ramps up and down of the voltage are due to the slew rate of the op-amps. There is a limit to how fast the output voltages in op-amps can change. This limit is called the slew rate.


In practical application, it is very difficult to use this circuit, since it requires that the resistors all be matched very carefully. We know that resistors vary in value by typically $5-10 \%$. We can take the time to search through a very large pile of resistors to find the ones that work exactly as we would like. However, even that is nearly impossible most of the time, since it is unlikely that we can find any resistor that is exactly its specified value. There is, fortunately, a very simple way around this problem using another resistor configuration called an R-2R ladder. A DAC with an R-2R ladder is shown below, where we have chosen $R=20 \mathrm{k}$. Note that the resistors connected to the sources and ground ( $\mathrm{R} 3, \mathrm{R} 4, \mathrm{R} 5, \mathrm{R} 6, \mathrm{R} 9$ ) are equal to 2 R while the two resistors that bridge the source legs (R7 and R8) are equal to R. To analyze this configuration, we need to go back to the basics of resistive circuits and op-amps. Since the input current to an op-amp is zero, we can analyze this circuit as if the op-amp were absent. Starting from the same number as before $\left(\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}\right)$ and setting $\mathrm{A}_{0}=\mathrm{A}_{1}=0$, we have, in effect, connected the source ends of V5 and V6 to ground. Then, all the resistors, except the 2 R resistor connected to $\mathrm{A}_{2}$, can be reduced by parallel and series combinations to a resistor equal to $R$. Then, by voltage division, the voltage at the + input of the op-amp is equal to $A_{2} * R /(R+2 R)=A_{2} / 3$. Taking similar approaches to the other two sources, we find the total voltage at the + input to be $\mathrm{V}_{+}=\mathrm{A}_{2} / 3+\mathrm{A}_{1} / 6+\mathrm{A}_{0} / 12=\left(4 \mathrm{~A}_{2}+2 \mathrm{~A}_{1}+\mathrm{A}_{0}\right) / 12$. The output of the op-amp (noninverting configuration) is $\mathrm{V}_{\text {out }}=\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \mathrm{V}_{+}$. Thus, if we choose $\mathrm{R}_{2}=1.4 \mathrm{R}_{1}$, we will have

$$
\mathrm{V}_{\text {out }}=\left(4 \mathrm{~A}_{2}+2 \mathrm{~A}_{1}+\mathrm{A}_{0}\right) / 5=(4 \mathrm{~V} 7+2 \mathrm{~V} 6+\mathrm{V} 5) / 5
$$

so that if all three voltages are 5 volts, we obtain $\mathrm{V}_{\text {out }}=7$, as we had hoped. The voltage plots for this circuit (on the next page), show that it indeed works.



For all of the discussion above, we have assumed TTL voltage levels of 0 and 5 volts. We can generalize our results to any voltages by assuming normalized levels of 0 and 1 volt. For both DACs, this requires that we increase the overall gain by 5 . For the first DAC, we can do this by changing R1 to 10 k , while for the second DAC, we should change R2 to 110k.

