# ENGR4300 <br> Spring 2006 <br> Test 3A 

Name $\qquad$ Soln. $\qquad$
Section $\qquad$ Soln.

$$
\text { Question } 1 \text { (20 points) }
$$

$\qquad$
Question 2 (20 points) $\qquad$
Question 3 (20 points) $\qquad$
Question 4 (20 points) $\qquad$
Question 5 (20 points) $\qquad$

Total (100 points): $\qquad$

On all questions: SHOW ALL WORK. BEGIN WITH FORMULAS, THEN SUBSTITUTE VALUES AND UNITS. No credit will be given for numbers that appear without justification.

## Question 1 - Astable Multivibrator (20 points)



The circuit shown above is used for parts a), b) and c). The 555 timer circuit shown is found to have an output frequency of 5 kHz and a duty cycle of $60 \%$.
a) What is the period of the output pulse? Include units. (1pt)
$T=\frac{1}{f}=0.2 \mathrm{msec}$
b) What is the discharge time (or off time) of the timer? Include units (2pts)

$$
\frac{T_{\text {on }}}{T}=0.6 \quad \frac{T_{\text {off }}}{T}=0.4 \quad T_{\text {off }}=0.4 \times 0.2=0.08 \mathrm{~m} \mathrm{sec}
$$

c) If $\mathrm{C} 1=0.03 \mu \mathrm{~F}$, determine both R 1 and R 2 . Include units. ( 6 pts )

$$
\begin{aligned}
& \mathrm{R} 1=\quad T_{\text {off }}=0.693 \times R 2 \times C 1 \quad R 2=\frac{0.08 \times 10^{-3}}{0.693 \times 3 \times 10^{-8}}=3.8 \mathrm{k} \Omega \\
& \mathrm{R} 2= \\
& T_{\text {on }}=0.693 \times(R 1+R 2) \times C 1 \quad R 1=\frac{T_{\text {on }}-0.693 \times R 2 \times C 1}{0.693 \times C 1}=1.9 \mathrm{k} \Omega
\end{aligned}
$$

## Question 1 - Astable Multivibrator (continued)


d) Using the circuit above, determine the output period and the off time with both switches open. Include units.(3pts)
$\qquad$

$$
T=0.693 \times(R 1+2 \times R 2) \times C 1=28 \mathrm{msec}
$$

$$
T_{\text {off }}=0.693 \times R 2 \times C 1=6.9 \mathrm{~ms}
$$

Off Time (or discharge time) $=$ $\qquad$
e) Answer the following using the circuit above. Circle the symbol that most correctly describes the statement that follows: T - true, F- false, I - insufficient information to determine. ( 2 pts each)

T F I The on time (or charge time) will decrease if S1, and only S1 is closed.
T) F I The frequency will be higher if S1 and only S1 is closed.

T F I The off time (or discharge time) will increase if S1 and only S1 is closed.
T) F I The off time (or discharge time) will increase if S2 and only S2 is closed.

Question 2 - Combinational Logic Circuits (20 points)

a) Complete the tabel for below for the circuit above. (12pts)

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

b) What type of gate is this, if any? (circle one) (1 pt)

AND NAND OR NOR XOR NOT None of the others.

## Question 2 - Combinational Logic Circuits (continued)



| $\mathbf{X}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

c) Complete the truth table above to prove that a 2 input NAND gate can be used as an inverter by connecting both inputs together. (1pts)
d) You need a 2 input OR gate, but all you have is left over NAND gates. Draw a circuit that uses only NAND gates but does the function of a 2 input OR gate. Create and complete a truth table that confirms your result. (Note : There is more than one solution, but it can be done using 3 gates.) ( 6 pts)


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Y}$ | $\mathbf{A}+\mathbf{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |

## Question 3 - Sequential Logic Circuits (20 points)

In the circuit below, the RESET clock provides an initial reset pulse to the counter and the two flip flops. The counter and flip flops all trigger on the falling edge of the clock.

a) Fill in the timing diagram with the signals indicated. (2 points each)

b) If $\mathrm{b} 0, \mathrm{~b} 1$ and b 2 represent bits in a binary number where b 0 is the lowest order bit and b 2 is the highest order bit, what is the value of the number at 6 ms ?

Binary Value (2 pts) :

Decimal Value (2 pts) :
c) What is the most important feature that differentiates sequential logic devices from combinational logic gates? ( 2 pts )

Answers to Quiz A, problem 3
a) see below

b) $\mathrm{b} 0=\mathrm{U} 4 \mathrm{~A}: \mathrm{Y}=0 \quad \mathrm{~b} 1=\mathrm{U} 4 \mathrm{a}: \mathrm{Y}=1 \quad \mathrm{~b} 2=\mathrm{U} 3 \mathrm{~A}: \mathrm{QC}=1 \quad$ Binary $=110$ Decimal $=6$
c) Sequential logic devices have a clock that controls the timing, whereas combinational logic gates do not.

## Question 4 - Comparators and Schmitt Triggers (20 points)



Part A: In the Schmitt trigger pictured above, R1 $=8 \mathrm{k} \Omega, \mathrm{R} 2=1 \mathrm{k} \Omega, \mathrm{R} 3=1 \mathrm{k} \Omega, \mathrm{V} 3=+6 \mathrm{~V}$, $\mathrm{V} 4=-7 \mathrm{~V}$, and the input, V 1 , is pictured below.

a) What is the upper threshold for this Schmitt trigger? (3 pts)
b) What is the lower threshold for this Schmitt trigger? (3 pts)
c) What is the hysteresis for this Schmitt trigger? $(1 \mathrm{pt})$
d) Given the input shown on the plot above, sketch the output of the Schmitt trigger at pin 6 of the op-amp. ( 3 pts )


Part B: In the Schmitt trigger pictured above, R1 $=8 \mathrm{k} \Omega, \mathrm{R} 2=1 \mathrm{k} \Omega, \mathrm{R} 3=1 \mathrm{k} \Omega, \mathrm{V} 3=+6 \mathrm{~V}$, $\mathrm{V} 4=-7 \mathrm{~V}, \mathrm{~V} 5=2 \mathrm{~V}$ and the input, V 1 , is pictured below.

a) What is the upper threshold for this Schmitt trigger? (3 pts)
b) What is the lower threshold for this Schmitt trigger? (3 pts)
c) What is the hysteresis for this Schmitt trigger? (1 pt)
d) Given the input shown on the plot above, sketch the output of the Schmitt trigger at pin 6 of the op-amp. (3 pts)

## Answers to quiz A: Problem 4

Part $\mathrm{A}: \mathrm{R} 1=8 \mathrm{k} \Omega, \mathrm{R} 2=1 \mathrm{k} \Omega, \mathrm{R} 3=1 \mathrm{k} \Omega, \mathrm{V} 3=+6 \mathrm{~V}, \mathrm{~V} 4=-7 \mathrm{~V}$
a) Tupper $=(6)(1 \mathrm{k}) /(1 \mathrm{k}+8 \mathrm{k})=0.67 \mathrm{~V}$
b) Tlower $=(-7)(1 \mathrm{k}) /(1 \mathrm{k}+8 \mathrm{k})=-0.78 \mathrm{~V}$
c) Hysteresis $=0.667-(-.778)=1.45 \mathrm{~V}$
d) See below - Students can use vertical lines for transitions and saturate completely to +6 and -7 V .


Part B: V5 $=2 \mathrm{~V}$
a) Tupper $=[(6-2)(1 \mathrm{k}) /(1 \mathrm{k}+8 \mathrm{k})]+2=2.44 \mathrm{~V}$
b) Tlower $=[(-7-2)(1 \mathrm{k}) /(1 \mathrm{k}+8 \mathrm{k})]+2 \mathrm{~V}=1 \mathrm{~V}$
c) Hysteresis $=2.44-1=1.44 \mathrm{~V}$
d) See below - Students can use vertical lines for transitions and saturate completely to +6 and -7 V


## Question 5 - Switching Circuits (20 points)


a) Redraw this circuit using the diode switch model for both Q1 and Q2. (3pts)

b) Draw the trace of Vout vs. time on the bottom plot below. (5pts)


Time
c) If VA and VB are considered to be logic inputs, and Vout is a logic gate output, then what type of gate is this? (circle one) (2pts)
AND NAND NOT OR NOR XOR none of these

Question 5 - Switching Circuits (continued)

d) For the circuit above, identify which markers correspond to the waveforms shown. (5pts)


ERRORs on exam - R4 should be 50 k , not 1 k . Waveform on bottom plot should transition between 0 and 2 V , not 0 and 4 V .

e) Complete the following table for the circuit shown above. Assume the devices are ideal. (5pts)

| $\mathbf{V 1}$ | $\mathbf{V 2}$ | $\mathbf{V 3}$ | $\mathbf{V 4}$ | V5 | V6 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0 V}$ | $\mathbf{8 V}$ | $\mathbf{2 V}$ | $\mathbf{0 V}$ | $\mathbf{8 V}$ | $\mathbf{0 V}$ |
| $\mathbf{2 V}$ | $\mathbf{0 V}$ | $\mathbf{2 V}$ | $\mathbf{8 V}$ | $\mathbf{2 V}$ | $\mathbf{2 V}$ |

