## Sample Question: Flip Flops and Counters

The following is a diagram of a circuit from PSpice. The "Clear" signal initializes the flip flop. Therefore, once it goes high, the flip flop outputs $\mathrm{Q}=0$ and $\overline{\mathrm{Q}}=1$. The clock for the first flip flop is DSTM1 and the clock for the second flip flop is DSTM1 inverted. Remember that flip flops and counters trigger on the falling edge of the clock pulse.

a) The following figure shows the clear signal, the clocks and the input at A . Draw the traces at B, C, D and E.

b) If the clock for a counter (74393) was attached to signal A, what would the output look like after 3.0us. (Assume the counter has also been cleared, therefore $\mathrm{QA}=0 \mathrm{~V}$, $\mathrm{QB}=0 \mathrm{~V}, \mathrm{QC}=0 \mathrm{~V}, \mathrm{QD}=0 \mathrm{~V}$ at time 0 s ). Express your answer in volts.
$\mathrm{QA}=$
$\mathrm{QB}=$
$\mathrm{QC}=$
$\mathrm{QD}=$

## Sample Question: Flip Flops and Counters *** ANSWER ***

The following is a diagram of a circuit from PSpice. The "Clear" signal initializes the flip flop. Therefore, once it goes high, the flip flop outputs $\mathrm{Q}=0$ and $\overline{\mathrm{Q}}=1$. The clock for the first flip flop is DSTM1 and the clock for the second flip flop is DSTM1 inverted. Remember that flip flops and counters trigger on the falling edge of the clock pulse.

a) The following figure shows the clear signal, the clocks and the input at A . Draw the traces at B, C, D and E.

[Some explanation: C and D are inverted from ground. This means they are always high. Note that the flip flops only change on the falling edges of the clock. The first flip flop will look at $J$ and $K$ when Clock goes down at 0.8 us. Since at that time $A(=J)$ is high and $C(=K)$ is high, the flip flop toggles and $B$ goes high. The next time that Clock goes high to low at 1.8 us, $A$ is low and $C$ is still high. This time, the flip flop should be equal to $J_{(A)}$ and $B$ goes low again. This sequence continues for $B$. The signal at $E$ changes on the falling edge of Clockbar(the inverted clock signal). Its inputs are $J=B$ and $K=5 \mathrm{~V}$. At $0.3 \mathrm{us}, B$ is low, so E stays low. At 1.3 s , $B$ is high, so $E$ toggles to high. At 2.3us, B is low, so E goes low again. The sequence continues.]
b) If the clock for a counter (74393) was attached to signal B, what would the output look like after 6.0us. (Assume the counter has also been cleared, therefore $\mathrm{QA}=0 \mathrm{~V}$, $\mathrm{QB}=0 \mathrm{~V}, \mathrm{QC}=0 \mathrm{~V}, \mathrm{QD}=0 \mathrm{~V}$ at time 0 s ). Express your answer in volts.

$$
\begin{array}{llll}
\mathrm{QA}=5 \mathrm{~V} & \mathrm{QB}=5 \mathrm{~V} & \mathrm{QC}=0 \mathrm{~V} & \mathrm{QD}=0 \mathrm{~V}
\end{array}
$$

[Some explanation: The counter "counts" on the falling edge of the clock. Since B has three pulses since 0s, the counter should count up to three. In binary, that is 0011. Note that QA is the lowest order bit.]

## Sample Question: Boolean Algebra

It is possible to configure all standard gates using just NAND gates. The figure below show one such combination of NANDS.

a. Identify which trace belongs to which point in the circuit.

b. Write a boolean expression for this circuit (Do not simplify).

| a. Properties of Operations | b. Rules of Combination | c. DeMorgan's Laws |
| :---: | :---: | :---: |
| (a1) A ? $0=0$ | (b1) A ? B = B ? A | (c1) $\sim(\mathrm{A}$ ? B$)=\sim \mathrm{A}+\sim \mathrm{B}$ |
| (a2) $\mathrm{A}+0=\mathrm{A}$ | (b2) $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$ | (c2) $\sim(\mathrm{A}+\mathrm{B})=\sim \mathrm{A} ? \sim \mathrm{~B}$ |
| (a3) A ? $1=\mathrm{A}$ | (b3) A ? $(\mathrm{B}+\mathrm{C})=(\mathrm{A}$ ? B$)+(\mathrm{A}$ ? C$)$ |  |
| (a4) $\mathrm{A}+1=1$ | (b4) A ? ( B ? C$)=(\mathrm{A}$ ? B$)$ ? C | d. Other Rules |
| (a5) A ? $\mathrm{A}=\mathrm{A}$ | (b5) $\mathrm{A}+(\mathrm{B}+\mathrm{C})=(\mathrm{A}+\mathrm{B})+\mathrm{C}$ | (d1) $\mathrm{A} ? \mathrm{~B}=\sim \mathrm{A}$ ? $\mathrm{B}+\mathrm{A}$ ? $\sim \mathrm{B}$ |
| (a6) $\mathrm{A}+\mathrm{A}=\mathrm{A}$ | $(\mathrm{b} 6) \mathrm{A}+(\mathrm{A} \text { ? })^{\prime}=\mathrm{A}$ | $\text { (d1)A xor B }=\sim \text { AandB }+$ Aand~B |
| (a7) A ? $\sim \mathrm{A}=0$ | (b7) $\mathrm{A} ?(\mathrm{~A}+\mathrm{B})=\mathrm{A}$ | (d2) $\sim(\mathrm{A}$ ? B$)=\sim \mathrm{A}$ ? $\sim \mathrm{B}+\mathrm{A}$ ? B |
| (a8) $\mathrm{A}+\sim \mathrm{A}=1$ | (b8) A ? $(\sim \mathrm{A}+\mathrm{B})=\mathrm{A}$ ? B | $(\mathrm{d} 2) \sim(\mathrm{A} \text { xor } \mathrm{B})=\sim \text { Aand } \sim \mathrm{B}+$ <br> AandB |
| (a9) $\sim(\sim \mathrm{A})=\mathrm{A}$ | (b9) $\mathrm{A}+(\sim \mathrm{A}$ ? B$)=\mathrm{A}+\mathrm{B}$ |  |
|  | (b10) $\sim \mathrm{A}+(\mathrm{A}$ ? B$)=\sim \mathrm{A}+\mathrm{B}$ |  |
|  | (b11) $\sim \mathrm{A}+(\mathrm{A} ? \sim \mathrm{~B})=\sim \mathrm{A}+\sim \mathrm{B}$ |  |

Note that the NOT operation is indicated here by ~instead of as a bar over the letter. You are free to use either notation. You can indicate the rule by the letter.
[Note to students: Unfortunately, the PDF writer has trouble with the symbol font. In the above chart, the ? in sections $\mathrm{a}, \mathrm{b}$ and c are AND symbols and the meaning of the ? in section $d$ can be found in the restatement of the rule.]
c. Using the Boolean Algebra rules shown above, prove that this combination of gates works as a NOR gate.

## Sample Question: Boolean Algebra ** ANSWER **

It is possible to configure all standard gates using just NAND gates. The figure below show one such combination of NANDS.

## Clock 1


a. Identify which trace belongs to which point in the circuit.

b) Write a boolean expression for this circuit (Do not simplify).
$F=\sim[\sim(\sim A$ and $\sim B)]$

| a. Properties of Operations | b. Rules of Combination | c. DeMorgan's Laws |
| :---: | :---: | :---: |
| (a1) A ? $0=0$ | (b1) A ? B = B ? A | (c1) $\sim(\mathrm{A}$ ? B$)=\sim \mathrm{A}+\sim \mathrm{B}$ |
| (a2) $\mathrm{A}+0=\mathrm{A}$ | (b2) $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$ | (c2) $\sim(\mathrm{A}+\mathrm{B})=\sim \mathrm{A}$ ? $\sim \mathrm{B}$ |
| (a3) A ? $1=\mathrm{A}$ | (b3) A ? $(\mathrm{B}+\mathrm{C})=(\mathrm{A}$ ? B$)+(\mathrm{A}$ ? C$)$ |  |
| (a4) $\mathrm{A}+1=1$ | (b4) A ? ( B ? C$)=(\mathrm{A}$ ? B$)$ ? C | d. Other Rules |
| (a5) A ? $\mathrm{A}=\mathrm{A}$ | (b5) $\mathrm{A}+(\mathrm{B}+\mathrm{C})=(\mathrm{A}+\mathrm{B})+\mathrm{C}$ | (d1) $\mathrm{A} ? \mathrm{~B}=\sim \mathrm{A}$ ? $\mathrm{B}+\mathrm{A}$ ? $\sim \mathrm{B}$ |
| (a6) $\mathrm{A}+\mathrm{A}=\mathrm{A}$ | $(\mathrm{b} 6) \mathrm{A}+(\mathrm{A}$ ? B$)=\mathrm{A}$ | $\text { (d1)A xor B }=\sim \text { AandB }+$ Aand~B |
| (a7) A ? $\sim \mathrm{A}=0$ | (b7) $\mathrm{A} ?(\mathrm{~A}+\mathrm{B})=\mathrm{A}$ | (d2) $\sim(\mathrm{A}$ ? B$)=\sim \mathrm{A}$ ? $\sim \mathrm{B}+\mathrm{A}$ ? B |
| (a8) $\mathrm{A}+\sim \mathrm{A}=1$ | (b8) A ? $(\sim \mathrm{A}+\mathrm{B})=\mathrm{A}$ ? B | $(\mathrm{d} 2) \sim(\mathrm{A} \text { xor } \mathrm{B})=\sim \text { Aand } \sim \mathrm{B}+$ AandB |
| (a9) $\sim(\sim \mathrm{A})=\mathrm{A}$ | (b9) $\mathrm{A}+(\sim \mathrm{A}$ ? B) $=\mathrm{A}+\mathrm{B}$ |  |
|  | (b10) $\sim \mathrm{A}+(\mathrm{A}$ ? B$)=\sim \mathrm{A}+\mathrm{B}$ |  |
|  | (b11) $\sim \mathrm{A}+(\mathrm{A} ? \sim \mathrm{~B})=\sim \mathrm{A}+\sim \mathrm{B}$ |  |

Note that the NOT operation is indicated here by ~instead of as a bar over the letter. You are free to use either notation. You can indicate the rule by the letter.
[Note to students: Unfortunately, the PDF writer has trouble with the symbol font. In the above chart, the ? in sections $\mathrm{a}, \mathrm{b}$ and c are AND symbols and the meaning of the ? in section $d$ can be found in the restatement of the rule.]
c. Using the Boolean Algebra rules shown above, prove that this combination of gates works as a NOR gate.
$\begin{array}{ll}F=\sim[\sim(\sim A \text { and } \sim B)] & \text { given } \\ F=\sim A \text { and } \sim B & \text { rule a } 9 \\ F=\sim(A \text { or } B) & \text { rule } c 2\end{array}$
This is a NOR gate.

## Sample Question: Schmitt Trigger


a) Indicate which plot below goes with which circuit above (2 pts) AND indicate Vin and Vout on both plots (4 pts).

b) What is circuit A a model or example of ?
a) an inverting amplifier
b) a non-inverting amplifier
c) a Schmitt trigger
d) a comparator
c) What is circuit B a model or example of ?
a) an inverting amplifier
b) a non-inverting amplifier
c) a Schmitt trigger
d) a comparator
e) What is the saturation range of the op-amp (in both circuits)?
f) If R2 is 10 K ohms, then what does R 3 have to be in circuit B to give a hysteresis of 4 volts?

## 3) Schmitt Trigger (20 Points) ** ANSWER **


a) Indicate which plot below goes with which circuit above AND indicate Vin and Vout on both plots .

The one below is $B$


The one below is $A$

b) What is circuit A a model or example of ?
a) an inverting amplifier
b) a non-inverting amplifier
c) a Schmitt trigger
d) a comparator
c) What is circuit B a model or example of ?
a) an inverting amplifier
b) a non-inverting amplifier
c) a Schmitt trigger
d) a comparator
e) What is the saturation range of the op-amp (in both circuits)?
[From the plot, you can see that the op-amp saturates at between 14 and 15 volts when the positive is greater than the negative and between -14 and -15 volts when the negative is greater than the positive. Anything between $(+15$ to -15$)$ and $(+14$ to -14$)$ is acceptable. The value below is the actual value from PSpice for the above plots.]

Answer: +14.6 to -14.6 V
f) If $R 2$ is 10 K ohms, then what does R 3 have to be in circuit B to give a hysteresis of 4 volts?
[Recalling your notes and section 6.5 in Lunn, the hysteresis is determined by the relationship between the saturation voltage and the two resistors in the voltage divider in circuit B. If we let Vref be the voltage point between $R 2$ and R3, then Vref $=$ Vout $* R 3 /(R 2+R 3)$. Since Vout toggles between +14.6 V and -14.6 V , we have two values for Vref:

$$
+ \text { Vref }=+14.6 * R 3 /(R 2+R 3)=+14.6 * R 3 /(R 3+10 K)
$$

$$
-V r e f=-14.6 * R 3 /(R 2+R 3)=-14.6 * R 3 /(R 3+10 K)
$$

If we we want a range of 4 volts between $+V r e f$ and $-V r e f$, then $+V r e f$ must be $2 V$ and Vref must be $-2 V$. (The hysteresis is centered around 0 volts.) Therefore we have, ]

Answer:

$$
\begin{aligned}
& 2 V=14.6 V * R 3 /(R 3+10 \mathrm{~K}) \\
& 2 R 3+20 \mathrm{~K}=14.6 R 3 \\
& 12.6 R 3=20 \mathrm{~K} \\
& R 3=1587 \mathrm{ohms}
\end{aligned}
$$

[Please note that in the first plot (circuit B) above, the hysteresis is not the same. If you look at the point at which Vout BEGINS to rise and fall, you can see that the hysteresis is between about +3 and -3 for a hysteresis of $6 V$. In the second plot (circuit $A$ ), the change in direction happens at zero because there is no hysteresis for a comparator.]

## Sample Question: Transistors

Here is a simple transistor circuit.

a) Redraw the circuit when Vin is 0 V . [Draw the transistor as a switch either open or closed.]
b) Redraw the circuit when Vin is 5 V . [Draw the transistor as a switch either open or closed.]
c) If Vin is the input, $A$, and Vout is the output, Y , then fill in the following truth table.

| A | Y |
| :---: | :---: |
| 0 |  |
| 1 |  |

d) What kind of gate is this?

## Sample Question: Transistors ** ANSWERS **

Here is a simple transistor circuit.

a) Redraw the circuit when Vin is 0 V . [Draw the transistor as a switch either open or closed.]

b) Redraw the circuit when Vin is 5 V . [Draw the transistor as a switch either open or closed.]

c) If Vin is the input, A, and Vout is the output, Y, then fill in the following truth table.

| A | Y |
| :---: | :---: |
| $0(0 \mathrm{~V})$ | $1(5 \mathrm{~V})$ |
| $1(5 \mathrm{~V})$ | $0(0 \mathrm{~V})$ |

d) What kind of gate is this?

NOT gate

